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ABSTRACT
The Delay Discriminator, an Optimum Tracking Device, is under current
study as a new space tracking system. The transient analysis of this
system requires the solution to a non-linear second-order differential
equation. The Delay-Lock principle is first explained and the implimenta-
tion of this principle is described. Analysis of the system is discussed
and a method of digital phase-plane solution is shown. Computer Flow
Diagrams and Fortran Source Programs are fully described. With out the
aid of a high speed digital computer, the analysis of this system would
be difficult, tedious, and inaccurate.
The writer wishes to thank Doctor James J. Spilker and his associates
at Lockheed Missle and Space Company for their assistance and encourage-
ment.
The author also wishes to express his appreciation for the many
hours of instruction on Computer Systems given him by Professor Mitchel
L. Cotton of the Jigital Control Laboratory, U. S. Naval Postgraduate
School. In addition, the author desires to express his gratitude to
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1. Introduction .
The advent of the space age has created many problems concerned with
position measurements and tracking. In this situation, it is sometimes
necessary to measure the time delay envolved in sending and receiving a
given signal when the target is at great distance and moving at high
velocity. The Digital Delay-Lock Discriminator described in this paper
is a statistically optimum system which measures the delay between two
correlated waveforms and satisfies the above distance and velocity re-
quirements; it mathematically operates in a similar fashion to that of
/3/
the Phase-Lock System . The Discriminator is a non- linear system in-
corporating feedback, and attempts to correlate the delay of the return
signal with an estimate of the delay generated in the receiver. The
Delay-Lock is mathematically described by a second-order non-linear
differential equation, whose solution is not readily obtainable by analog
methods. The transient analysis of the Delay-Lock Discriminator is the
main objective of this paper and will be described fully in a later
section.
The following section will present a description of the basic
principles of the Delay-Lock System as first described by Spilker ;
and detail a digital implimentat ion of this system currently operational
at the Lockheed Missle and Space Company's Research Labs. This is
followed by an explanation of phase-plane analysis and methods of graphical-
ly sketching the transient behavior.
A further section is devoted to a method of dynamic or sequential
programming, which allows the computer to step off the operating tra-
jectories in the phase plane. A CDC 1604 High Speed Digital Computer




This paper then describes a new tracking system applicable to
many space problems, and presents the transient analysis of its tracking
operation.

2. System Operation .
This section is concerned with the basic theory of operation of
the Delay-Lock Discriminator as described by Spilker . A descrip-
tion of the basic principles of the Delay-Lock System will first be
presented. After this, a method of generating a pseudo-random sequence
to represent the signal is described. In conjunction with this signal is
the techniques of autocorrelation to obtain the desired discriminator
characteristic. The mathematics of the autocorrelation procedure is
then completely detailed. All of the above topics are then encompassed
in a description of the operating Digital Delay-Lock Discriminator.
2-1 Theory of the DELAY- LOCK DISCRIMINATOR.
The Block Diagram of the Delay-Lock Discriminator is shown in Fig.
2-1. The system is a non-linear discriminator incorporating a multi-
plier, a low pass filter, and a variable delay element. This delay
element may be ultrasonic, fixed ferrite cores with multiple taps, or
as in the case that follows, a shift register operating at variable clock
rates.
/4s[t +1?t)]+n(f)


















In an unpublished paper
,
Spilker has shown that this discriminator,
or a slightly modified version is a optimum system in that it provides
the maximum likelihood (a posteriori, most probable) estimate of delay.
Defining the delay error e-(t) such that £C6) = T( t) ~T(t )
where
"TYf ) 1S an estimate of TCt) and expanding the delayed signal by
Taylor's Expansion produces the following expression:
S(t+T)=s(<r*f) + €S , (t'f>fiIs"a+f)+- •••
2!
With S (.t) normalized to have unity power it can be shown that the output
of the multiplier X(t) cfln be given by:
where /S P^/i.) is the error correcting term and T\/>('t) a noise term.
In viewing the above equation, the basic principle of the discrimina-
tor tracking operation is apparent. Consider a sudden increase in the de-
lay time T"(f \ . Such an increase will then increase the initially small
delay error (;(£) . As £ ^t) increases, the correcting term of the
multiplier output y£ (M increases, and thus the estimate of delay T/£l will
increase and tend to track the input delay.
A partially linearized network in Fig. 2-2 describes the multiplier
output. The close loop transfer function lWt)} — ),,













Fig. 2-2 Partially linearized circuit for delay-lock system. /!/
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Fig. 2-2 Partially linearized circuit for delay-lock system. IV

Spilker shows in his paper that if SCwLS a stationary (wide
sense) ergodic random variable with zero mean and slowly varing delays
/ it) and I \t.J the loop filter, when optimized, forms the average
of the multiplier output to obtain:
E [*££)] E{[/ls(t*T)*n(0] Ks'U+fy
Where W (T-"f) is the derivative of the auto-correlation function of
S(£) • Hence jy is not linearly dependent on the delay error but
functionally dependent upon the error through the differentiated auto-
correlation function, and thereby causes changes in the effective loop
gain.
By considering the discriminator characteristic for a gaussian low-
pass signal spectrum, it is possible to examine the threshold of interest.
Such a spectrum and corresponding discriminator characteristic is shown in
Fig. 2-3.
Fig. 2-3 Signal power- spectral density and discriminator
function for Gaussian low-pass spectrum. Ill
The discriminator characteristic shows only one lock-on region limited by
Ifc I*
'li p • As £f £j exceeds C , the slope becomes negative and

Aproduces a decrease in delay estimate |(t); here the system is unlocked
and unstable. Since there is only one region of positive slope, there
can be no ambiquities in the lock on region and as such, does not possess
the limitation in tracking that a sine wave signal contains.
The lock-on performance is more difficult to describe, but when the
system contains a simple low-pass RC filter, the mathematics are described
by a first-order non- linear differential equation. When neglecting noise
terms this equation is as follows:
£$*" a£i*w—i^(T-t)/«,
In a later discussion, a simplified form of this equation will be
used to describe the transient operation of interest. It is well to
mention here the loop filter characteristics as proposed by Spilker. The
equivalent filter circuit is shown in Fig. 2-4. The loop filter has
shown to be optimum for ramp inputs in the presence of white noise, in
that is minimizes the total squared transient error plus the mean squared








Fig. 2-4 Equivalent loop filter and corresponding
transfer function. /I/
The closed loop transfer function for the system is given by:
L|/p) = .2- . ' •* J? Pfa*

1-2 Generation of the Pseudo- Random Signal.
This section determines to a large extent the form of the digital
Delay-Lock System is based on the work of E? spas [
A signal with pseudo-random characteristics and of maximum length can
be generated with the use of linear feedback shift registers. However,
not all feedback shift registers will generate maximum length sequences.
The characteristics of various feedback arrangements are contained in a
special set of describing polynomials (7)»fX) wnicn are of particular
concern.
In considering the binary linear sequential network as shown in









Fig. 2-5 Binary linear sequential network with
four delay elements and half-adder.
States S, , S„, S„, S. describe the internal condition of the network as
1 2 3 4
the four delay element outputs at any time. S-
'
, S«', S ', S ' describe
the inputs to the delay elements, and will be the outputs of these elements,
a unit time delay later. Therefore, the S.' are Mod-2 (half adder) sums
of the S. and the following equations apply:
s ' = s_ + s.
1 3 4


















where T is called the T-matrix representation of the network.
Fig. 2-6 shows the state diagram of the present example. The net-
work generates a maximal length sequence (disregarding the all zero state
4
which is trival) representing 2 - 1 = 15 possible states.
Fig. 2-6 State diagram of network shown in Fig. 2-5.
It is not necessary to examine point by point the different states of
the network to determine if any given arrangement will generate maximum
length sequences. M/ This important characteristic can be determined from

the network polynomial 0(x), where 0(x) is defined as follows
0(x) = T - xl






In order for a network to generate a maximal length sequence, its
characteristic polynomial 0(x) must be irreducible and not be a divisor
k / n
of X - 1 for any interger k \ p - 1 where n is the number of delay
elements.
The output of any delay element over the complete cycle period M^SSC.'
results in the wave shape shown in Fig. 2-7.
Fig. 2-7 Output wave-form from third delay element
of feedback network shown in Fig. 2-5.
It is such a sequential network that provides the desired signal
and estimate of delay time in the Digital Delay-Lock Discriminator.
This network has a characteristic polynomial 0(x) as follows:
0(x) = X9 + X5 + 1
This network is shown in Fig. 2-8, and the output from any one delay
element constitutes a continuous signal s(t) , which has pseudo-random
characteristics and a maximum length sequence M = 2 - 1 or 511 pulses.

U+>-H>H)H)-4>-^)H)H)-M)H)
0(*) = X 9+XM
Fig. 2-8 Maximal length sequential network equivalent to
linear feedback shift-registers utilized in the
Digital Delay-Lock Discriminator.
Although these Sequential Networks have the desirable properties
for generating a maximal length pseudo-random signal; there is one
characteristic, the auto-correlation function rP{ which has yet to
be described. The autocorrelation function for the network's sequential
output signal will be discussed in the following sub-section and shown
to be ideal, in that it results in a unique and highly desirable Discrim-
inator Characteristic.
2-3 Mathematics of the Digital Delay-Lock Discriminator.
The basic delay- lock discriminator tracking system, covered in
Section 2-1, can be digitally implemented to track a pseudo-random binary
signal generated by linear feedback shift register methods previously
mentioned. The advantage of this new system is that the delay line mention-
ed in the basic delay- lock system, with its limited tracking range, is re-
placed by shift registers operating at variable clock rates.
As mentioned in Section 2-2, a maximum length (2 - 1) binary sequence
generated by the output of any state m of an n stage linear feedback shift
10

register is to be the signal, s^t). The amplitude of sjt) will
range from + 1, with a pulse width f producing a sequence period of
\\Y seconds. Additive noise effects will in general be ignored
in the
following discussion.
A simplified block diagram of the digital delay- lock network is
shown in Fig. 2-9. The binary sequence plus noise is fed to a limiter















Fig. 2-9 Block diagram of the digital delay-lock
discriminator tracking system.
The output of the limiter circuit, r£tl, is then fed to the
primary
logic circuit which consists of two multipliers (AND gates) and a diode
resister summing net. The output of the logic circuit, xM, is basically
ternary (+1,0,-1) and has an average value which allows the delay-lock
discriminator to track the received signal. The low pass filter follow-
ing the logic circuit serves to remove as much of the noise
and other
unwanted signals as possible. The output of the filter, T , is
the deriva-
tive estimate of the delay time, proportional to the radial velocity
of
the target reflecting or returning the transmitted signal. This
output




Comparison of the clock rates of the transmitter and receiver shift
registers give a measure of the radial velocity while the Delay is
measured directly by comparing the instants when both shift registers go
through a specific state, i.e., thefl,0,0,0,0, -- ,0,071 state. Every My
seconds a delay measurement is available.
In general, the theory of operation is very similar to that
previously mentioned in Section 2-1; that is, the received signal and
the derivative of the transmitted signal, having been delayed an esti-
A
mated time T, where multiplied to produce an error correcting voltage .
However, in this case, the received signal is represented by s (t), and
the delayed version of it represented by s (t+y) - s (t -/); both
signals are then to be multiplied together. The delayed signal is similar
A C
to the expression of the time derivative of a continuous signal, — in
that: dj._ | fr $te+r)-sCt-r)
By defining the delay error £ (t) to be the difference between the
True and Estimated delays, £ (£)— iCw """'(*»J » and neglecting
noise, the output of the multiplier logic circuit, x(t) , is defined as
follows:
x. (i, 6.)^Sm (6t6(t))[sm (.t-r) - Sm it+r)J
Being periodic at intervals h¥ = 1/f seconds, the received signal s (t)
can be represented by a Fourier series such that:
Sm(t)=XAsn Sh(r)LOot) +/U Cos (n i±6)
Corresponding to this expression, the difference s (t + Y ) -s (t- f)
can be written as follows:










By combining the three above equations, x(t
s £ (t)) is as follows:
x(t,fc(t)) = DC«(t)] t y[t, tct)]
D \£ (t)lis defined as the Discriminator Characteristic such that:
D Itttj] * £ ( &„ S/o (a? ft fc ) i- Do Cos (nu> 6))
Dsn " -2 (A* Bcn-fto ft,) j DCr) £ -2 6^ B,„ + 4v» Ben)
The term Ulfc 6(fe)| can similarly be expressed, and represents the
intrinsic noise of the system.
In considering the Discriminator Characteristic, D( £ ), it is
seen that this delay correction term is not explicitly dependent upon £;
its functional behavior is determined by fixing £and averaging x(t).
Thus it is apparent that Q(6) is the expected value of the multiplier
output such that
:
D(e)-- E [*W,£)] - E £sw (t+£)[sm(t -y) -sm cti-r)]
This expected value can be expressed in terms of the autocorrelation
function R ( ^T ) for the binary sequence s (t) so that D( A ) becomes:
sm m *"
Thus the Discriminator Characteristic is defined in terms of the auto-
correlation functions. As was previously stated, the maximum length
sequence has a unique and desirable R^ ( ^"* ); this function is shown
in Fig. 2-10 . The Discriminator Characteristic is shown in Fig. 2-11:
y <r




Fig. 2-11 Discriminator characteristic for Digital
Delay-Lock Systems
It is apparent that D( £ ) provides a correcting voltage in a
linear manner when operating in the region \£.l^, f , decreases to zero
at l^l—?*' > and is periodic every M/ seconds.
2-4 The Digital Delay-Lock Discriminator
This section describes the operating Digital Delay-Lock Discrimina-
tor System built under the direction of Dr. James J. Spilker, Jr., at the
Lockheed Missle and Space Company Research Laboratory, Palo Alto, Calif.
As shown in Fig. 2-12, the equipment is rack mounted and requires ex-
ternal analog and digital readout for data analysis. The following major
components are incorporated in the basic system:
(a) Rack Mounted Oscillascope
(b) Transmitter Output Pannel
(c) Transmitter Shift Register & Logic Circuits
(d) Receiver Output Pannel
(e) Receiver Shift Register & Logic Circuits
(f) Power Control & Voltage Controlled Oscillators
(g) Loop Filter Inputs and Output, and In- lock
Tracking Light
(h) Power Supplies
The basic logic cards (AND/OR) which comprise the major portion of the
Transmitter and Receiver sections were scrapped from a defunct Polaris
Missle check out system and as such do not represent the state of the art
14
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Fig M£ Digital Delay-Lock System
»5

in transistor circuitry; however, they provided an inexpensive method
for realizing the delay-lock system. With the exception of the power
supplies, the system is completely transistorized; those circuits not
available originally were built on blank cards. The basic structure of
the Linear Feedback Shift Registers and associated circuits is shown in
Fig. 2-14. The primary difference between the two shift registers is
that the Transmitter shift register operates with a fixed clock rate while
the Receiver Shift register is controlled by a variable clock rate. The
clock pulse is generated by a stable crystal oscillator which is fed to a
doubler or mixer amplifier. This output is fed to a Schmitt Triger cir-
cuit and then fed to a blocking oscillator. The output is then fed to a
standard clock-pulse amplifier and then to the clock inputs of the shift
register. Although both Voltage Controlled Oscillator networks have a
manual control for frequency deviation, the receiver VCO is also adjust-
able by the voltage from the output of the Loop Filter.
By allowing the difference in clock rates to be large to insure the
system would not lock-on and track, the error correcting voltage output
from the filter will conform closely to the system discriminator character-
istic. When this voltage was fed to an analog plotter, it produced the
discriminator characteristic shown in Fig. 2-13. This waveform agrees close-
ly to that predicted for the digital model, the sawtooth discriminator
characteristic.
Fig. 2-13 The observed Discriminator Characteristic
for the Digital Delay-Lock System
16




































































The outputs of both shift registers were fed to a duel-beam oscilla-
scope to observe the lock-on and track conditions; Fig. 2-15 shows
both binary sequences in an"unlocked" and a locked-on and tracking"
condition.
Fig. 2-15 Transmitter and Receiver Binary Sequences;
(a) in an unlocked condition,
(b) in a lock-on and tracking condition.
Fig. 2-16 shows an expanded version of Fig. 2-15
Fig. 2-16 Expanded version of Fig. 2-15,
18

The block diagram of the complete digital system is shown in
Fig. 2-17. The system is operable in the presence of large noise
signals and was tracking smoothly with an input Signal to Noise ratio







































Fig, £-17 Block D/agkam ofDksital
Dfc-LAr-Loc^ System

3. Phase Plane Analysis
.
This section is concerned with the methods of phase plane analysis
to obtain the transient behavior of the Delay-Lock Discriminator. The
first topic to be considered is the basic theory of the phase plane and
its method of application. Following this will be the development of
the differential equation which describes the lock-on operation of the
delay- lock system. The final topic to be considered is the computer
approach to the phase plane solution for two discriminator characteristics,
the saw tooth and gaussian cases.
Appendix A contains the flow diagrams and computer programs written
in Fortran Source Language for the construction of the phase planes of
interest.
3-1. Basic Theory and Application of Phase Plane Analysis.
A large class of Feedback Control Systems and their operation can be
described mathematically by a differential equation such as:
where P and Q are functions of a signal and its derivative. In phase plane
analysis methods, the value of K* is plotted as a function of ** with the
»
individual curves or trajectories for the variation of ^S and /C an in-
dication of time. When examining the transient response of a given system,
the initial conditions of % and /C are plotted and the trajectory (which
is unique) through this point is the response of the system for these in-
itial conditions. If the trajectory path converges to a singular point in
the phase plane, and the system has come to rest with a final value the
coordinates of the singular point.
16/





1. "The phase-plane is useful for the analysis of second-order
systems only "
2. "The phase-plane can be useful to study only the transient
performance of a system subject to initial conditions but other wise un-
excited."
3. "The third basic restriction relates to the admissible
types of non-linearities. The coefficients of x-dot and x can be func-
tions of x and x-dot, but not of time explicitly."
Phase plane methods are probably best explained by use of a simple
example. Consider a second-order differential equation such as:
The time operator t can be eliminated by expressing variations in JC
in terms of A . Define a new variable ^= /& and the equation becomes
Dividing by £ gives: ^ _ dtyjfc
_ _ U*,* J2. * - U/^ £
now define a slopeO^ such that a iU A/, and again substituting gives
o(« -«/«"*:&. or
-%/wf-2L
et y.«%5 0Y 3.* -*•=§-
The phase plane solution to this equation is found by plotting the iso-
/6/
clines or lines of constant slope. This is shown in Fig. 3-1 along
with a sample trajectory.
<K*-l
1 I I i I jc
s>
ot-oo
Fig. 3-1 Phase plane solution for equation -yl - x/alpha,
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As shown in the phase plane diagram, the system of concern does
not converge but circles the origin. Since the equation was that of
an undamped oscillator, its response should be as shown or simple har-
monic motion.
3-2 Application of Phase Plane Analysis to the Problem of Transient
Response of the Delay-Lock Discriminator.
The differential equation describing the transient response of the
Digital Delay-Lock System will now be derived. Figure 3-2 shows a simpli-




Fig. 3-2 Simplified block diagram of the Digital
Delay- Lock Discriminator.
The loop filter for this system is a simple low pass RC network as











%o - loop G*»M
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The system equation can be written in terms of the estimate of the Delay
derivative , and the Discriminator Characteristic [J I6CC/J such that
A
- H(p) , where F(p) is normalized to be |- (p) s ' " —
-
Expressed in terms of operator notation, the equation becomes:
pf- Rp). [DC£)]
where p denotes a time derivative operator A L -J
Expanding the above equation gives: "T"'/ ±\ g W t 1 iT
P
? t= DU) + pjVrD(o] 6(t)-T(t)-f(-t)
T - D(t) +V?D'(0-€ £ » V?§-T
let T- JL* slope
then
or
For a finite loop gain system, the filter transfer function was
r i + VT p






"~ £ = y +0.1+1/? p7^)
These then are the system equations which when used to construct the
phase plane, will describe the transient response of the system. In
order to construct a phase plane that will be of use, it is necessary

to evaluate the equation for numerous combinations of slope A and
delay error t • The next topic to be considered describes the use of
a high speed computer to construct the required phase planes.
3-3 Construction of Phase-Planes by Digital Methods.
As previously mentioned, construction of the phase plane for a
given system can be a time consuming task of point by point evaluation
to plot the desired isoclines. When the system is a non- linear one, this
task becomes even more difficult as there may be no obvious symetry to the
phase plane. Therefore, the problem of evaluating the required isoclines
to produce transient response trajectories, is simplified when accomplish-
ed on a high speed computer. Before describing the results of the com-
puter program, it is first necessary to further define the Discriminator
Characteristics of interest.
As mentioned in section 2, the digital system has a saw tooth character-
istic as shown in Fig. 3-4, and is mathematically defined as follows:
-e-2 f.r -2^€^-i
P(fc)=4 * ^ -KCO
-6+2 -ror |< 6 42
& else LuVvsrS.
DO) O'Cfe)
Fig. 3-4 Saw tooth Discriminator Characteristic
The Gaussian Discriminator Characteristic as previously shown in Fig.
2-3 is also of interest in evaluating the basic delay-lock system. This




DCO = £ £
2N^-6
2
The computer programs required to evaluate the isoclines are de-
tailed in Appendix A; it is only necessary tc say here that many
hundreds of points were required to complete the phase planes. The
plot of the isoclines for the saw tooth characteristic is shown in
Fig. 3-5. It is apparent that the isoclines of magnitude greater than
5 are concentrated near the C axis and so could not be plotted. A
sample trajectory is sketched on the phase plane and shows the lock-on re-
sponse for one set of initial conditions. It is apparent that unless a
greater number of isoclines is plotted, the accuracy of the trajectory is
to be deeply suspect. This however is the normal method of solution by
phase plane techniques. Clearly, this method leaves much to be desired
and the next section will show two levels of improvement by evaluating
not only the phase plane but also any specified trajectory, with the








4. Transient Analysis By Sequential Programming
.
As previously mentioned, the transient response of a given system
may be obtained by constructing a phase plane associated with the
system and then sketching the required trajectories by faring the
curve through the known isoclines. This technique has been recently
/3/
applied to a system known as the Phase-Lock Discriminator ; however,
this method is at best adequate in that the errors involved in sketch-
ing are acqumulative, and the final value for lock-on lock critical
trajectories may be meaningless. Certain problems can be adapted to
solution by analog computer methods , but here again one has to worry
about amplifier drift during solution producing flucuating errors. For
the solution of the non-linear equation of the delay-lock, analog methods
are not practicable, and some other method is desirable.
This section will present a method of digital analysis by computing
the desired trajectories with the aid of a high speed general purpose
digital computer, the CDC 1604.
Two levels of improvement will be covered; the fixed increment
approach, and the method of Dynamic or Sequential Programming which
limits the error to any fixed amount. Actual computer results for the
transient response of the Delay-Lock Discriminator will be presented.
Although time is not directly available in the phase plane diagram, it
is inherently involved and can be obtained by graphical procedures
However, it is available during the computer solution and this method will
also be covered.
The Flow Diagram and Fortran Source Language Programs are contained
in Appendix B.
4-1 Solution of the Differential Equation by Fixed Increment Method.




section 3 is given by: — £ •
Rearranging to solve for the slope V\ gives: "Y^ DC^)^)/z! D (Q ' 6
-£
This is the main value to be computed as the solution of the trajectory
developes. Figure 4-1 shows the basic method of approach. Starting with
a known point in the phase plane representing the initial conditions, £ £ l
the slope Qq at this point is evaluated. Using a fixed increment of C ,
^C , the next value of velocity error £ is computed in a linear
fashion such that £ — C "V"0 A C anc* tne va lue of delay at this
point is determined by £ — £ 4" A £ . This process is continued
until the trajectory reaches the stable point (in this case the origin)
where the system is then in lock and tracking, or until the trajectory















Fig. 4-1 Computer Approach to Evaluation of Trajectory.
In the method just described, the increment value was chosen to be
^^ = 0.01. Although this method produces satisfactory sets of tra-
jectories, there is a major difficulty involved, in that when the tra-
jectory approaches the £ axis, the slopes in the phase plane are
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approaching infinity and even with a very small inclement, the new value
of £. will be made to go too far negative and not be the true trajectory.
An example of this is shown below and taken from a sample computed trajectory.
When the value of £ • first went negative, the routine would set the new
value of t » C^'-fl , equal to the negative of the old value £. * and
then resume the program.




switch over occurs as next value




Note this large increase in £ in
just one value of increment. A£ #
Figure 4-2 shows the results of this first approach to the evalua-
tion of the transient response of the system. Several values of initial
conditions were plotted to describe the lock-on region of interest.
4-2 Sequential Programming Applied to Phase Plane Analysis.
Sequential or Dynamic Programming is a basic adaptation of the pro-
cess developed by Bellman . It is generally described by consider-
ing the computer as a adaptive device capable of changing system para-
meters internally as the solution of a given problem develops. In the
case of the computer solution of the phase plane trajectories, this means
not operating with a fixed increment, but rather adapting a variable in-
crement to follow the solution as it develops.
Instead of the fixed increment as previously covered, consider a





in the phase plane becomes zero, and decreases to zero as the slope
approaches infinity. It was decided that the variable increment in
this problem would be defined as follows: •
This allows an increment to take on values from 0.02 to zero. When the
trajectory passes through slope areas approaching infinity, the trajectory
starts to move almost vertically until this high slope region is passed.
A comparison of this method with that of the fixed increment type is
shown in Fig. 4-3. The method of sequential programming then allows the





Fig. 4-3 Comparison of fixed and variable
increment trajectories.
Figure 4-4 shows the results of variable inci ement method for deter-
mining transient response of the Delay-Lock System. These curves are based
on a saw-tooth discriminator characteristic and the system having infinite
loop gain. Various initial velocity error conditions were plotted to
demonstrate the lock-on characteristics of the system. Considering the
trajectory describing an initial velocity error of unity, the curve starts
to increase in velocity error while the system is reducing the delay error
and correcting the estimate of signal delay. The trajectory starts its
spiral towards the singular point which corresponds to a lock-on and track
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condition. In this case the system does lock on and so will tolerate
a velocity error of this magnitude. However, in the case of an initial
velocity error of 2.3, the system attempts to lock-in and track but
does not quite make it and assumes a no- lock condition. The system
will then remain out of lock until the estimate of the received signal
is again in the discriminator region. Fig. 4-5 shows the transient
response for the same system discriminator characteristic but concerns
the finite loop gain case. The lock-no lock critical trajectory occurs
for the same initial velocity error but in this latter case, the system
comes to rest with a finite delay error proportional to the initial
velocity error. Since a trajectory may be started any where in the
phase plane, the computer curves offer a second analysis of the operating
system. This concerns the case where the system is in lock and tracking
a target with a constant velocity. If the target accelerates (or de-
celerates), then the target assumes a new velocity and the system is
temporarily out of track and must lock on in the manner described above.
The transient response for the delay- lock system with a Gaussian
Discriminator Characteristic and infinite and finite loop gains is shown
in Fig. 4-6 and 4-7. The phase plane curves are explsined in the manner
previously mentioned. Although the computer data was hand drawn, the
curves could easily be constructed by a high speed digital plotter to
give as many trajectories as desired.
The error in the trajectory as it passes through the region of large
valued slopes may be approximated in the following manner:
The next value of £_ may be expanded in a Taylor's series to be:
£, CO* 4.C6. ***>- 4o> + At* |j + ^s. ¥& + • • •
Assuming a parabolic trajectory when crossing through the infinite slope











• * * I -7/
and assuming that £ ^KX (? l is approximately -^ qj £
z
-'/z
4-3 Computation of the Lock-On Time Response.
As previously mentioned, time response is not directly available
for the phase plane diagram, but may be determined by graphical tech-
niques. However, this procedure is again a tiresome method which is not
very accurate. It is possible to compute the time response for a given
trajectory while the computer routine is in the process of constructing
the trajectory. Fig. 4-9 shows the typical delay error versus time response
for several initial velocity conditions along with a typical velocity error
versus time response. As is apparent, the delay error term t(*y starts
at a value of -2 and oscillates in a damped fashion converging to zero
value delay error when the system has attained Lock-On. These transient
responses were observed on a analog plotter for the Digital System and
were of the same general appearance as those predicted. Fig. 4-8 shows
an observed transient response for the approximate velocity error function
when the system was in the process of lock-on. In order to show the method
of computing transient times it is necessary to expand the delay error
function in a Taylor's Series. Therefore, <£, (**) = £ +AX £ b + &V_ t




It is only necessary to sum the time increments to find the total
time expired at any given point on the trajectory. The small error
2
"
term Z2^X C was neglected.
Fig. 4-8 Observed wave-form of velocity error







The Digital Delay-Lock Discriminator with its pseudo- random signal
characteristics offers a method of tracking targets at great ranges and
high velocities, while operating with moderate power requirements. The
experimental system is now operating at the Lockheed Missle and Space
Company and is under consideration by NASA as a proposed tracking and
rondevous system for maned and unmaned satelites. The system has other
possibilities such as an underwater tracking system. Since the system
has the capability to track targets when the Signal to Noise ratio is
in the order of -30db, the power of the transmitted signal could be
maintained at a level below that of the ambient noise surrounding the
target, and as such, would not give the target an indication it was
under survailence.
In order that the system be optimized, it was necessary to deter-
mine the transient response of a normalized system during the lock-on
process. Phase-plane analysis methods were then utilized to obtain
this response. With out the aid of a high speed digital computer, this
analysis would not have been easily accomplished. The data obtained
from the sequential programming methods demonstrate that this phase
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This Appendix contains the Flow Diagram and Fortran Source
Programs required to evaluate the isoclines (lines of constant slope)
of the phase planes which represent the solution to the differential
equation: ? J/(6Ly
In this problem, it is necessary to fix a value of slope ,
and evaluate the above equation for £ with €. taking on the range
— C, ^ t. ^ ^ ; an increment of 0.01 was choosen for
Values of slope Q used were: + J 0.2, 0.4, 0.6, 0.8, 1.0, 2.0, 3.0,
4.0, 5.0, 10.0, 15.0, 20.0, 25.0, 30.0, 35.0, 40.0, 45.0, 50.o"| .
It was thought that this many values of slope would be required to
properly bound the phase plane. As it turned out, only slopes in the
region Y ^ \Q were useful since those of higher value could not be
plotted on a useable phase plane. The results of these programs are





















C THIS PROGRAM PRODUCES REQUIRED 150 CLINES
C FOR SOLUTION OF THE DELAY-LOCK DISCRIMINATOR

























24 IF( I-MD27, 27,25






6 PRINT 55, SLOPE













22 F0RMATI9H VELOCITY, 3X, 6H SLOPE, 3X,8H E-VALUE , 15X.8H Y-VALUE,//)








c THIS 1PROGRAM PRODUCES REQUIRED
c FOR SOLUTION OF THE DELAY-LOCK
















51 IF( I-fvl)3,3, 1
1 IF( I- 1-1)4,4,2
2 IF( I-I.15,5,23






23 IF( I- \1M)26,26,24
24 I-F( I-i^IL)27,27,25






6 PRINT 55, SLOPE










8 PD1 = Ei- 2.0«E/TEMP
9 IF (TEMP-1.0) 10, 1C, 11
10 PD2- 1.0
CO TO 12
















This appendix contains the Flow Diagrams and Fortran Source
Programs required to generate the desired trajectories describing the
lock-on behavior of the system. The results of these programs are
































PD1 = X«( 1.0/C»»E1 )













































40 F0RMAT(8H X-VALUE, 5X.8H Y-VALUE, 5X»5H BETA,//)
50 F0RNAT(F8.5,5X,F8.5,5X,F8..5,/)
60 FORMATtHH NO LOCK-ON,//)





























IF1X-0.1 )18, 18, 10
10 Y=-Y
11 TEMP=ABSF(X)












IF(Y1 ) 15, 16, 16













UO F0RMAT(8H X-VALUE, 5X, 8H Y-VALUE, 5X,5H BETA,//)
50 F0RMAT(F8.5,5X,F8.5,5X,F8.5,/)

































PD1 = X*( 1.0/C**E1)































































14 BETA=( (PDl + (0. 1»V) )+(Y*{ A*PD2+0. 1) ))/(-Y)
TEMPO=ABSF(BETA)
DELTA=-0.02/( 1.0 + TEMPO)
Yl=Y+BtTA»DELTA
X1=X+DELTA













40 F0RMAT18H X-VALUE, 5X, 8H Y-VALUE, 5X ,5H BETA,5X,8H V-VALUE,//)
50 F0RMAT{F8.5,5X,F8.5,5X,Fe.5,7X,F 10.5,/)
60 F0RMATM1H NO-LOCK-ON,//)
70 F0RMAT(8H LOCK-ON,//)
END
END
55







